This site is under construction. All dates and policies are tentative until this message goes away.
EECS151 Tapeout
Lecture: Fri, 3:00–4:30 PM, BWRC
Announcements
-
Lecture: Fridays 3-4:30pm in BWRC. Ring the doorbell to be let in! We will meet in the big central room.
-
You will find labs and project repositories on our Github.
-
When in doubt, ask on the Discord: berkie.ee/151t-discord.
-
You can also email us at 151tapeout@ieee.berkeley.edu.
Course Calendar
| Wk. | Date | Lecture | Labs | Project Deliverable |
|---|---|---|---|---|
| 0 |
Fri Sep 05 | 0. Sign up for the Decal! To avoid dead links, see the forms above. We start a week later than standard classes. | ||
| 1 |
Fri Sep 12 | 1. What does it mean to tapeout a chip? Intro to the class, tapeouts, and the flow needed to get there! Slides |
Lab 0, 1A, 1B
(due Fri Sep 26) Practical introduction to Git and Chisel. Test instructional account and Chipyard setup. | Get to know your potential collaborators!
|
| 2 |
Fri Sep 19 | 2. Introduction to SoCs and their Parts + Chipyard. Introduction to SoCs and their various parts using Berkeley’s Rocket Chip - an SoC generator. Slides / Recording |
Lab 2 (A, B, C, optional: X)
(due Fri Oct 03) Practical Chipyard intro. Step by step integration of EECS151 RISC-V core. | Make sure you have access to your (functional) EECS151 CPU - if yours has issues, make some friends!
|
| 3 |
Fri Sep 26 | 3. SoC Interconnects, Protocols, and More Chipyard. Figure out how SoC parts are interconnected and what that looks like in Chipyard (TileLink, Configs..). Slides / Recording |
Lab 3
(due Fri Oct 10) Chipyard exploration to motivate starting own side projects. | Evaluate your status and form teams by next week. Decide if want to do a side project.
|
| 4 |
Fri Oct 03 | 4. SoC Peripherals Slides / Recording |
If OFO Tile works, work on side project - submit by next week a proposal and timeline.
|
|
| 5 |
Fri Oct 10 | 5. Work Session | Heat of side project work starts, for those doing that.
|
|
| 6 |
Fri Oct 17 | 6. Midterm Student Presentations. Make sure we’re _all_ on the same page regarding who’s aiming to do what before RTL Freeze. Recording |
Side project option - by RTL freeze should be confident in the functionality of the system.
|
|
| 7 |
Fri Oct 24 | 7. **RTL FREEZE** The big RTL & verification rush! | ||
| 8 |
Fri Oct 31 | 8. SoC Verification Slides / Recording |
Lab 4
(due Fri Nov 14) Practical experience verifying OFO Tile and side project. | RTL done!
|
| 9 |
Fri Nov 07 | 9. An Introduction to Physical Design Slides / Recording |
||
| 10 |
Fri Nov 14 | 10. Physical Design Applied: *.tcl Tour | Lab 5
(due Fri Dec 05) Practical experience running PD. Preliminary numbers for projects. | Initial Physical Design
|
| 11 |
Fri Nov 21 | 11. Final Student Presentations / Design Review | ||
| 12 |
Fri Nov 28 | 12. Thanksgiving Break - No Meet | ||
| 13 |
Fri Dec 05 | 13. Guest Lecture - more info to come! | Document what you've done! Final feedback form.
|
|
| 14 |
Fri Dec 12 | Fill out staff interest form!
|
||
| 15 |
Fri Dec 19 | HW5
|